blob: e20e5e6a5b9aef6ed4fe9ab360b5766d1d55580b (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
$date
Sat Nov 21 15:12:24 2020
$end
$version
Icarus Verilog
$end
$timescale
100ps
$end
$scope module test_mipsalu $end
$var wire 1 ! Zero $end
$var wire 32 " ALUOut [31:0] $end
$var reg 32 # A [31:0] $end
$var reg 4 $ ALUctl [3:0] $end
$var reg 32 % B [31:0] $end
$scope module U0 $end
$var wire 32 & A [31:0] $end
$var wire 4 ' ALUctl [3:0] $end
$var wire 32 ( B [31:0] $end
$var wire 1 ! Zero $end
$var reg 32 ) ALUOut [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b1010101010101010101010101010101 (
bx '
b1010101010101010101010101010101 &
b1010101010101010101010101010101 %
bx $
b1010101010101010101010101010101 #
b0 "
1!
$end
#100
0!
b1010101010101010101010101010101 "
b1010101010101010101010101010101 )
b0 $
b0 '
#200
b1 $
b1 '
#300
b10101010101010101010101010101010 "
b10101010101010101010101010101010 )
b10 $
b10 '
#400
1!
b0 "
b0 )
b110 $
b110 '
#500
|
