1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
|
#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557ce3145980 .scope module, "test_mipspipe" "test_mipspipe" 2 8;
.timescale 0 0;
v0x557ce3191970_0 .var "clock", 0 0;
v0x557ce3191a10_0 .var "clock_cycle", 3 0;
E_0x557ce315b100 .event negedge, v0x557ce31915d0_0;
S_0x557ce314d3e0 .scope module, "u_mipspipe_mp2" "mipspipe_mp2" 2 14, 3 3 0, S_0x557ce3145980;
.timescale 0 0;
.port_info 0 /INPUT 1 "clock"
P_0x557ce314c090 .param/l "ALUop" 0 3 8, C4<000000>;
P_0x557ce314c0d0 .param/l "BEQ" 0 3 8, C4<000100>;
P_0x557ce314c110 .param/l "LW" 0 3 8, C4<100011>;
P_0x557ce314c150 .param/l "SW" 0 3 8, C4<101011>;
P_0x557ce314c190 .param/l "nop" 0 3 8, C4<00000000000000000000000000100000>;
L_0x557ce31544c0 .functor AND 1, L_0x557ce31921f0, L_0x557ce31a24a0, C4<1>, C4<1>;
L_0x557ce311fa40 .functor AND 1, L_0x557ce31544c0, L_0x557ce31a26b0, C4<1>, C4<1>;
L_0x557ce31a27f0 .functor AND 1, L_0x557ce31a29f0, L_0x557ce31a2c10, C4<1>, C4<1>;
L_0x557ce311f820 .functor AND 1, L_0x557ce31a27f0, L_0x557ce31a2f40, C4<1>, C4<1>;
L_0x7f83ba241138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x557ce311f930 .functor OR 1, L_0x7f83ba241138, L_0x557ce311f820, C4<0>, C4<0>;
L_0x557ce31543f0 .functor BUFZ 32, v0x557ce318f570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557ce316a9a0_0 .net "Ain", 31 0, L_0x557ce31a3330; 1 drivers
v0x557ce318ee60_0 .net "Bin", 31 0, L_0x557ce31543f0; 1 drivers
v0x557ce318ef40 .array "DMemory", 1023 0, 31 0;
v0x557ce318efe0_0 .var "EXMEMALUOut", 31 0;
v0x557ce318f0c0_0 .var "EXMEMB", 31 0;
v0x557ce318f1f0_0 .var "EXMEMIR", 31 0;
v0x557ce318f2d0_0 .net "EXMEMop", 5 0, L_0x557ce3191f30; 1 drivers
v0x557ce318f3b0_0 .net "EXMEMrd", 4 0, L_0x557ce3191c10; 1 drivers
v0x557ce318f490_0 .var "IDEXA", 31 0;
v0x557ce318f570_0 .var "IDEXB", 31 0;
v0x557ce318f650_0 .var "IDEXIR", 31 0;
v0x557ce318f730_0 .net "IDEXop", 5 0, L_0x557ce3192100; 1 drivers
v0x557ce318f810_0 .net "IDEXrs", 4 0, L_0x557ce3191ad0; 1 drivers
v0x557ce318f8f0_0 .net "IDEXrt", 4 0, L_0x557ce3191b70; 1 drivers
v0x557ce318f9d0_0 .var "IFIDIR", 31 0;
v0x557ce318fab0 .array "IMemory", 1023 0, 31 0;
v0x557ce318fb70_0 .var "MEMWBIR", 31 0;
v0x557ce318fc50_0 .var "MEMWBValue", 31 0;
v0x557ce318fd30_0 .net "MEMWBop", 5 0, L_0x557ce3192060; 1 drivers
v0x557ce318fe10_0 .net "MEMWBrd", 4 0, L_0x557ce3191ce0; 1 drivers
v0x557ce318fef0_0 .net "MEMWBrt", 4 0, L_0x557ce3191e10; 1 drivers
v0x557ce318ffd0_0 .var "PC", 31 0;
v0x557ce31900b0 .array "Regs", 31 0, 31 0;
v0x557ce3190170_0 .net *"_s16", 0 0, L_0x557ce31921f0; 1 drivers
v0x557ce3190230_0 .net *"_s18", 31 0, L_0x557ce3192360; 1 drivers
L_0x7f83ba241018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ce3190310_0 .net *"_s21", 26 0, L_0x7f83ba241018; 1 drivers
L_0x7f83ba241060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ce31903f0_0 .net/2u *"_s22", 31 0, L_0x7f83ba241060; 1 drivers
v0x557ce31904d0_0 .net *"_s24", 0 0, L_0x557ce31a24a0; 1 drivers
v0x557ce3190590_0 .net *"_s26", 0 0, L_0x557ce31544c0; 1 drivers
L_0x7f83ba2410a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x557ce3190670_0 .net/2u *"_s28", 5 0, L_0x7f83ba2410a8; 1 drivers
v0x557ce3190750_0 .net *"_s30", 0 0, L_0x557ce31a26b0; 1 drivers
v0x557ce3190810_0 .net *"_s41", 4 0, L_0x557ce31a2950; 1 drivers
v0x557ce31908f0_0 .net *"_s42", 0 0, L_0x557ce31a29f0; 1 drivers
v0x557ce31909b0_0 .net *"_s44", 31 0, L_0x557ce31a2b40; 1 drivers
L_0x7f83ba2411c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ce3190a90_0 .net *"_s47", 26 0, L_0x7f83ba2411c8; 1 drivers
L_0x7f83ba241210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ce3190b70_0 .net/2u *"_s48", 31 0, L_0x7f83ba241210; 1 drivers
v0x557ce3190c50_0 .net *"_s50", 0 0, L_0x557ce31a2c10; 1 drivers
v0x557ce3190d10_0 .net *"_s52", 0 0, L_0x557ce31a27f0; 1 drivers
L_0x7f83ba241258 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x557ce3190df0_0 .net/2u *"_s54", 5 0, L_0x7f83ba241258; 1 drivers
v0x557ce3190ed0_0 .net *"_s56", 0 0, L_0x557ce31a2f40; 1 drivers
v0x557ce3190f90_0 .net *"_s62", 0 0, L_0x557ce311f930; 1 drivers
v0x557ce3191070_0 .net *"_s64", 31 0, L_0x557ce31a31a0; 1 drivers
v0x557ce3191150_0 .net "bypassAfromALUinWB", 0 0, L_0x7f83ba241138; 1 drivers
v0x557ce3191210_0 .net "bypassAfromLWinWB", 0 0, L_0x557ce311f820; 1 drivers
v0x557ce31912d0_0 .net "bypassAfromMEM", 0 0, L_0x557ce311fa40; 1 drivers
L_0x7f83ba241180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ce3191390_0 .net "bypassBfromALUinWB", 0 0, L_0x7f83ba241180; 1 drivers
L_0x7f83ba2412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ce3191450_0 .net "bypassBfromLWinWB", 0 0, L_0x7f83ba2412a0; 1 drivers
L_0x7f83ba2410f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ce3191510_0 .net "bypassBfromMEM", 0 0, L_0x7f83ba2410f0; 1 drivers
v0x557ce31915d0_0 .net "clock", 0 0, v0x557ce3191970_0; 1 drivers
v0x557ce3191690_0 .var "i", 5 0;
v0x557ce3191770_0 .var "j", 10 0;
v0x557ce3191850_0 .var "k", 10 0;
E_0x557ce315b3f0 .event posedge, v0x557ce31915d0_0;
L_0x557ce3191ad0 .part v0x557ce318f650_0, 21, 5;
L_0x557ce3191b70 .part v0x557ce318f650_0, 16, 5;
L_0x557ce3191c10 .part v0x557ce318f1f0_0, 11, 5;
L_0x557ce3191ce0 .part v0x557ce318fb70_0, 11, 5;
L_0x557ce3191e10 .part v0x557ce318fb70_0, 16, 5;
L_0x557ce3191f30 .part v0x557ce318f1f0_0, 26, 6;
L_0x557ce3192060 .part v0x557ce318fb70_0, 26, 6;
L_0x557ce3192100 .part v0x557ce318f650_0, 26, 6;
L_0x557ce31921f0 .cmp/eq 5, L_0x557ce3191ad0, L_0x557ce3191c10;
L_0x557ce3192360 .concat [ 5 27 0 0], L_0x557ce3191ad0, L_0x7f83ba241018;
L_0x557ce31a24a0 .cmp/ne 32, L_0x557ce3192360, L_0x7f83ba241060;
L_0x557ce31a26b0 .cmp/eq 6, L_0x557ce3191f30, L_0x7f83ba2410a8;
L_0x557ce31a2950 .part v0x557ce318fb70_0, 16, 5;
L_0x557ce31a29f0 .cmp/eq 5, L_0x557ce3191ad0, L_0x557ce31a2950;
L_0x557ce31a2b40 .concat [ 5 27 0 0], L_0x557ce3191ad0, L_0x7f83ba2411c8;
L_0x557ce31a2c10 .cmp/ne 32, L_0x557ce31a2b40, L_0x7f83ba241210;
L_0x557ce31a2f40 .cmp/eq 6, L_0x557ce3192060, L_0x7f83ba241258;
L_0x557ce31a31a0 .functor MUXZ 32, v0x557ce318f490_0, v0x557ce318fc50_0, L_0x557ce311f930, C4<>;
L_0x557ce31a3330 .functor MUXZ 32, L_0x557ce31a31a0, v0x557ce318efe0_0, L_0x557ce311fa40, C4<>;
.scope S_0x557ce314d3e0;
T_0 ;
%pushi/vec4 0, 0, 32;
%store/vec4 v0x557ce318ffd0_0, 0, 32;
%pushi/vec4 32, 0, 32;
%store/vec4 v0x557ce318f9d0_0, 0, 32;
%pushi/vec4 32, 0, 32;
%store/vec4 v0x557ce318f650_0, 0, 32;
%pushi/vec4 32, 0, 32;
%store/vec4 v0x557ce318f1f0_0, 0, 32;
%pushi/vec4 32, 0, 32;
%store/vec4 v0x557ce318fb70_0, 0, 32;
%pushi/vec4 0, 0, 6;
%store/vec4 v0x557ce3191690_0, 0, 6;
T_0.0 ;
%load/vec4 v0x557ce3191690_0;
%pad/u 32;
%cmpi/u 31, 0, 32;
%flag_or 5, 4;
%jmp/0xz T_0.1, 5;
%load/vec4 v0x557ce3191690_0;
%pad/u 32;
%load/vec4 v0x557ce3191690_0;
%pad/u 7;
%ix/vec4 4;
%store/vec4a v0x557ce31900b0, 4, 0;
%load/vec4 v0x557ce3191690_0;
%addi 1, 0, 6;
%store/vec4 v0x557ce3191690_0, 0, 6;
%jmp T_0.0;
T_0.1 ;
%pushi/vec4 4270112, 0, 32;
%ix/load 4, 0, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318fab0, 4, 0;
%pushi/vec4 2359492612, 0, 32;
%ix/load 4, 1, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318fab0, 4, 0;
%pushi/vec4 2896625669, 0, 32;
%ix/load 4, 2, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318fab0, 4, 0;
%pushi/vec4 6299680, 0, 32;
%ix/load 4, 3, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318fab0, 4, 0;
%pushi/vec4 17379360, 0, 32;
%ix/load 4, 4, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318fab0, 4, 0;
%pushi/vec4 2886074380, 0, 32;
%ix/load 4, 5, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318fab0, 4, 0;
%pushi/vec4 12603424, 0, 32;
%ix/load 4, 6, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318fab0, 4, 0;
%pushi/vec4 2349531152, 0, 32;
%ix/load 4, 7, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318fab0, 4, 0;
%pushi/vec4 32, 0, 32;
%ix/load 4, 8, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318fab0, 4, 0;
%pushi/vec4 2842656, 0, 32;
%ix/load 4, 9, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318fab0, 4, 0;
%pushi/vec4 10, 0, 11;
%store/vec4 v0x557ce3191770_0, 0, 11;
T_0.2 ;
%load/vec4 v0x557ce3191770_0;
%pad/u 32;
%cmpi/u 1023, 0, 32;
%flag_or 5, 4;
%jmp/0xz T_0.3, 5;
%pushi/vec4 32, 0, 32;
%load/vec4 v0x557ce3191770_0;
%pad/u 12;
%ix/vec4 4;
%store/vec4a v0x557ce318fab0, 4, 0;
%load/vec4 v0x557ce3191770_0;
%addi 1, 0, 11;
%store/vec4 v0x557ce3191770_0, 0, 11;
%jmp T_0.2;
T_0.3 ;
%pushi/vec4 0, 0, 32;
%ix/load 4, 0, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318ef40, 4, 0;
%pushi/vec4 4294967295, 0, 32;
%ix/load 4, 1, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318ef40, 4, 0;
%pushi/vec4 0, 0, 32;
%ix/load 4, 2, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318ef40, 4, 0;
%pushi/vec4 0, 0, 32;
%ix/load 4, 3, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318ef40, 4, 0;
%pushi/vec4 4294967294, 0, 32;
%ix/load 4, 4, 0;
%flag_set/imm 4, 0;
%store/vec4a v0x557ce318ef40, 4, 0;
%pushi/vec4 5, 0, 11;
%store/vec4 v0x557ce3191850_0, 0, 11;
T_0.4 ;
%load/vec4 v0x557ce3191850_0;
%pad/u 32;
%cmpi/u 1023, 0, 32;
%flag_or 5, 4;
%jmp/0xz T_0.5, 5;
%pushi/vec4 0, 0, 32;
%load/vec4 v0x557ce3191850_0;
%pad/u 12;
%ix/vec4 4;
%store/vec4a v0x557ce318ef40, 4, 0;
%load/vec4 v0x557ce3191850_0;
%addi 1, 0, 11;
%store/vec4 v0x557ce3191850_0, 0, 11;
%jmp T_0.4;
T_0.5 ;
%end;
.thread T_0;
.scope S_0x557ce314d3e0;
T_1 ;
%wait E_0x557ce315b3f0;
%load/vec4 v0x557ce318ffd0_0;
%ix/load 5, 2, 0;
%flag_set/imm 4, 0;
%shiftr 5;
%ix/vec4 4;
%load/vec4a v0x557ce318fab0, 4;
%assign/vec4 v0x557ce318f9d0_0, 0;
%load/vec4 v0x557ce318ffd0_0;
%addi 4, 0, 32;
%assign/vec4 v0x557ce318ffd0_0, 0;
%load/vec4 v0x557ce318f9d0_0;
%parti/s 5, 21, 6;
%pad/u 7;
%ix/vec4 4;
%load/vec4a v0x557ce31900b0, 4;
%assign/vec4 v0x557ce318f490_0, 0;
%load/vec4 v0x557ce318f9d0_0;
%parti/s 5, 16, 6;
%pad/u 7;
%ix/vec4 4;
%load/vec4a v0x557ce31900b0, 4;
%assign/vec4 v0x557ce318f570_0, 0;
%load/vec4 v0x557ce318f9d0_0;
%assign/vec4 v0x557ce318f650_0, 0;
%load/vec4 v0x557ce318f730_0;
%pushi/vec4 35, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0x557ce318f730_0;
%pushi/vec4 43, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%flag_set/vec4 8;
%jmp/0xz T_1.0, 8;
%load/vec4 v0x557ce316a9a0_0;
%load/vec4 v0x557ce318f650_0;
%parti/s 1, 15, 5;
%replicate 16;
%load/vec4 v0x557ce318f650_0;
%parti/s 16, 0, 2;
%concat/vec4; draw_concat_vec4
%add;
%assign/vec4 v0x557ce318efe0_0, 0;
%jmp T_1.1;
T_1.0 ;
%load/vec4 v0x557ce318f730_0;
%cmpi/e 0, 0, 6;
%jmp/0xz T_1.2, 4;
%load/vec4 v0x557ce318f650_0;
%parti/s 6, 0, 2;
%dup/vec4;
%pushi/vec4 32, 0, 6;
%cmp/u;
%jmp/1 T_1.4, 6;
%jmp T_1.6;
T_1.4 ;
%load/vec4 v0x557ce316a9a0_0;
%load/vec4 v0x557ce318ee60_0;
%add;
%assign/vec4 v0x557ce318efe0_0, 0;
%jmp T_1.6;
T_1.6 ;
%pop/vec4 1;
T_1.2 ;
T_1.1 ;
%load/vec4 v0x557ce318f650_0;
%assign/vec4 v0x557ce318f1f0_0, 0;
%load/vec4 v0x557ce318ee60_0;
%assign/vec4 v0x557ce318f0c0_0, 0;
%load/vec4 v0x557ce318f2d0_0;
%cmpi/e 0, 0, 6;
%jmp/0xz T_1.7, 4;
%load/vec4 v0x557ce318efe0_0;
%assign/vec4 v0x557ce318fc50_0, 0;
%jmp T_1.8;
T_1.7 ;
%load/vec4 v0x557ce318f2d0_0;
%cmpi/e 35, 0, 6;
%jmp/0xz T_1.9, 4;
%load/vec4 v0x557ce318efe0_0;
%ix/load 5, 2, 0;
%flag_set/imm 4, 0;
%shiftr 5;
%ix/vec4 4;
%load/vec4a v0x557ce318ef40, 4;
%assign/vec4 v0x557ce318fc50_0, 0;
%jmp T_1.10;
T_1.9 ;
%load/vec4 v0x557ce318f2d0_0;
%cmpi/e 43, 0, 6;
%jmp/0xz T_1.11, 4;
%load/vec4 v0x557ce318f0c0_0;
%load/vec4 v0x557ce318efe0_0;
%ix/load 4, 2, 0;
%flag_set/imm 4, 0;
%shiftr 4;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0x557ce318ef40, 0, 4;
T_1.11 ;
T_1.10 ;
T_1.8 ;
%load/vec4 v0x557ce318f1f0_0;
%assign/vec4 v0x557ce318fb70_0, 0;
%load/vec4 v0x557ce318fd30_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0x557ce318fe10_0;
%pad/u 32;
%pushi/vec4 0, 0, 32;
%cmp/e;
%flag_get/vec4 4;
%inv;
%and;
%flag_set/vec4 8;
%jmp/0xz T_1.13, 8;
%load/vec4 v0x557ce318fc50_0;
%load/vec4 v0x557ce318fe10_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0x557ce31900b0, 0, 4;
%jmp T_1.14;
T_1.13 ;
%load/vec4 v0x557ce318fd30_0;
%pushi/vec4 35, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0x557ce318fef0_0;
%pad/u 32;
%pushi/vec4 0, 0, 32;
%cmp/e;
%flag_get/vec4 4;
%inv;
%and;
%flag_set/vec4 8;
%jmp/0xz T_1.15, 8;
%load/vec4 v0x557ce318fc50_0;
%load/vec4 v0x557ce318fef0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0x557ce31900b0, 0, 4;
T_1.15 ;
T_1.14 ;
%jmp T_1;
.thread T_1;
.scope S_0x557ce3145980;
T_2 ;
%pushi/vec4 0, 0, 1;
%store/vec4 v0x557ce3191970_0, 0, 1;
%pushi/vec4 0, 0, 4;
%store/vec4 v0x557ce3191a10_0, 0, 4;
%delay 160, 0;
%vpi_call 2 20 "$finish" {0 0 0};
%end;
.thread T_2;
.scope S_0x557ce3145980;
T_3 ;
%delay 5, 0;
%load/vec4 v0x557ce3191970_0;
%inv;
%store/vec4 v0x557ce3191970_0, 0, 1;
%jmp T_3;
.thread T_3;
.scope S_0x557ce3145980;
T_4 ;
%wait E_0x557ce315b3f0;
%load/vec4 v0x557ce3191a10_0;
%addi 1, 0, 4;
%store/vec4 v0x557ce3191a10_0, 0, 4;
%jmp T_4;
.thread T_4;
.scope S_0x557ce3145980;
T_5 ;
%wait E_0x557ce315b100;
%vpi_call 2 36 "$display", "\012\012clock cycle = %d", v0x557ce3191a10_0, " (time = %1.0t)", $time {0 0 0};
%vpi_call 2 37 "$display", "IF/ID registers\012\011 IF/ID.PC+4 = %h, IF/ID.IR = %h \012", v0x557ce318ffd0_0, v0x557ce318f9d0_0 {0 0 0};
%vpi_call 2 38 "$display", "ID/EX registers\012\011 ID/EX.rs = %d, ID/EX.rt = %d", v0x557ce318f810_0, v0x557ce318f8f0_0, "\012\011 ID/EX.A = %h, ID/EX.B = %h", v0x557ce318f490_0, v0x557ce318f570_0 {0 0 0};
%vpi_call 2 39 "$display", "\011 ID/EX.op = %h\012", v0x557ce318f730_0 {0 0 0};
%vpi_call 2 40 "$display", "EX/MEM registers\012\011 EX/MEM.rs = %d, EX/MEM.rt = %d", v0x557ce318f810_0, v0x557ce318f8f0_0, "\012\011 EX/MEM.ALUOut = %h, EX/MEM.ALUout = %h", v0x557ce318efe0_0, v0x557ce318f0c0_0 {0 0 0};
%vpi_call 2 41 "$display", "\011 EX/MEM.op = %h\012", v0x557ce318f2d0_0 {0 0 0};
%vpi_call 2 42 "$display", "MEM/WB registers\012\011 MEM/WB.rd = %d, MEM/WB.rt = %d", v0x557ce318fe10_0, v0x557ce318fef0_0, "\012\011 MEM/WB.value = %h", v0x557ce318fc50_0 {0 0 0};
%vpi_call 2 43 "$display", "\011 EX/MEM.op = %h\012", v0x557ce318fd30_0 {0 0 0};
%jmp T_5;
.thread T_5;
.scope S_0x557ce3145980;
T_6 ;
%vpi_call 2 49 "$dumpfile", "test_mipspipe.vcd" {0 0 0};
%vpi_call 2 50 "$dumpvars" {0 0 0};
%end;
.thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
"N/A";
"<interactive>";
"test_mipspipe_mp2.v";
"./mipspipe_mp2.v";
|